Quantcast
Channel: Mentor Graphics Communities: Message List
Browsing all 4541 articles
Browse latest View live

Existing text becomes invisible after dxf import

I just ran into this today.  In my company title block, the company name is changed to the Calibri font. This font suddenly became invisible. I could change it back to the native pads font, but when I...

View Article


Re: Migrating from netlist flow to an integrated flow

Hi Cathey, Thank you for quick reply. I found the documentation and looks like it take more time to migrate. My real intention is to use the hyper lynx based SI and thermal simulation coming with the...

View Article


VX1.2 Download

In the "5 Ways to Maximize the Benefits of 3D Layout Webinar" Jim said it is NOW available for download from support net. I can't find it. Where is it located?

View Article

Re: Migrating from netlist flow to an integrated flow

I'm glad you're trying out the SI and thermal capabilities! They are real advantages of the PADS Standard Plus suite and both can be used with either the netlist or integrated flow. To get familiar...

View Article

Re: VX1.2 Download

Hi John. Jim addressed that in the live Q&A yesterday. Although we expected PADS VX.1.2 to be released on Monday, it hasn't been posted yet. It truly IS imminent though. We'll post a message as...

View Article


Image may be NSFW.
Clik here to view.

Re: VX1.2 Download

How about publishing the Q&A for those of us that tried view the morning webinar and couldn't and was too busy to watch the afternoon one. I had to watch the on-demand version.

View Article

ModelSim PLI question

Hello friends. I try to test PLI. I have ModelSim PE Student Edition 10.4a installed as well as MinGW. Here is a c file: #include "D:\Modeltech_pe_edu_10.4a\include\veriuser.h" static PLI_INT32 hello()...

View Article

Meaning of "Allow one additional via per SMD pin" at the Editor Control

Hi,I have a question concerning the "via & fanouts"-options of the Editor Control. In this menu, you can activate the option "Allow one additional via per SMD pin". But independent of activating or...

View Article


Ho to generate reusable Blocks for other projects

Hi everyone, I just cant find the information I need, so here I go: we are using DxDesigner for schematics capture (hope this is the right place to ask). Within one project, I designed a block that...

View Article


Re: Ho to generate reusable Blocks for other projects

In Logic I just cut and paste, typically to a new sheet.  I'm sure that can't be more than five times more difficult in DxD : ) Another option in Logic is to make a copy of the schematic, then delete...

View Article

Re: Multiple servers using mgcld daemon on the same machine

Updated link: https://supportnet.mentor.com/portal?do=reference.appnote&id=MG576173

View Article

Re: Meaning of "Allow one additional via per SMD pin" at the Editor Control

BTWWe use Expedition EE7.9.5

View Article

Image may be NSFW.
Clik here to view.

Re: Meaning of "Allow one additional via per SMD pin" at the Editor Control

Hi Karlheinz. I've moved your question to the Xpedition layout sub-community where it will have greater visibility to other Xpedition customers. Best regards, Cathy

View Article


Re: dqss early failure

yes Routing mismatch

View Article

Image may be NSFW.
Clik here to view.

Re: how to get demonstration enable code for hyperlynx ?

dear sir check the model that u are using is different drive strength on the same model right click on the model and check any drive strength they are using different drive strength i think

View Article


Image may be NSFW.
Clik here to view.

Re: Hyperlynx Simulation Error

hai are doing batch simulation ?have u checked the audit option ?the audit option will let you know that you have assigned the models properly or not?please checkbefore doing simulation please check...

View Article

Image may be NSFW.
Clik here to view.

Re: HyperLynx simulation rise time vs datasheet

The fpga u are using is pro asic 3e series  You are intrested in the timing parameters in the data sheet ?the parameters seems to be the delayThe parameters shown in the datasheet snap seems to be...

View Article


Re: Hyperlynx IBIS model issue (DDR simulation)

haiwhat is the controller u are using and what is the ddr chip u are using ?it seems like you have selected two different models for the similar nets  for eg DQS Net you have used 2 different model...

View Article

Image may be NSFW.
Clik here to view.

Expedition 9.5 - Can only place a few vias in a conductive pad

Hi,  I'm trying to add as many vias into a thermal pad on an IC.  I can add about four but then when I try to add more I get an error message "Cannot resolve immovable metal conflicts".  I looked at a...

View Article

Image may be NSFW.
Clik here to view.

xDX Designer marquee multiple problems

xDX Designer, the firstmarqueeA,then hold down theCtrlkey, marqueeB, thenAandBNetoverlappingportionswill bedeselected.SeeFig. ThisproblemDXDesigner7.9toxDX Designer VX.1.1persist. This is abugit?

View Article
Browsing all 4541 articles
Browse latest View live