The fpga u are using is pro asic 3e series
You are intrested in the timing parameters in the data sheet ?
the parameters seems to be the delay
Image may be NSFW.
Clik here to view.
The parameters shown in the datasheet snap seems to be like does't corresponds to raise time
place a resistor series to the driver instead of cap
Image may be NSFW.
Clik here to view.
and again run the scope and check check the raise time parameters are given in the datasheet ?
