Re: Using Calibre to generate Verilog netlist and SPEF file PrimeTime

Thanks,

Still some questions:

1. Should that the SPEF extraction for a standard cell based digital circuit be excuted using gate-level  extraction?

2. Can the STA result based on SPEF from Calibre be used to sign-off?