Reading this makes me wonder if there is any PROBLEM with using spaces in net names?
I suppose if the VERIFY checks don't look for it, it must be okay, which is why I'm asking.
Jack (aka "the new guy")
↧
Re: White space in netnames of XDX schematic
↧